CBL - Campus del Baix Llobregat

Projecte ofert

Títol: Development and Characterization of Precision Time Protocol over Synchronous Ethernet for Time Sensitive Networks


Per assignar-vos el projecte us heu de dirigir al director/a perquè us l'assigni.


Director/a: JOFRE CRUANYES, MARC

Departament: ENTEL

Títol: Development and Characterization of Precision Time Protocol over Synchronous Ethernet for Time Sensitive Networks

Data inici oferta: 24-01-2025     Data finalització oferta: 24-09-2025



Estudis d'assignació del projecte:
    MU AI4CI
    MU EM CODAS
    MU MASTEAM 2015
Tipus: Individual
 
Lloc de realització: EETAC
 
Segon director/a (UPC): RINCÓN RIVERA, DAVID
 
Paraules clau:
Networking, Precision Time Protocol, Synchronous Ethernet, Time Synchronization
 
Descripció del contingut i pla d'activitats:
Development and Characterization of Precision Time Protocol over Synchronous Ethernet for Time Sensitive Networks

Description

Time-Sensitive Networks require precise synchronization mechanisms to handle data traffic with strict timing constraints [1]. The Precision Time Protocol (PTP) is a widely adopted standard for time synchronization [2], and its integration with Synchronous Ethernet (SyncE) offers improved stability and reliability [3]. This project focuses on developing and testing PTP over SyncE on a microcontroller platform.

The proposed work involves implementing a functional configuration of PTP and SyncE, characterizing its performance through rigorous testing, and documenting a laboratory practice manual as an educational resource. The results will provide valuable insights into optimizing synchronization protocols for real-world TSN applications.

Methodology and Objectives to achieve

The Precise Time Protocol (PTP) on SyncE will be implemented at the link and network level to enable accurate temporal synchronization across the network. By utilizing PTP, devices within the network can achieve nanosecond-level clock alignment, ensuring precise timing for time-sensitive applications.

The specific objectives of this research project are:

- Develop and configure PTP and SyncE functionalities on a microcontroller platform.
- Characterize temporal performance using measurement tools like oscilloscopes, time tagging units, and Wireshark.
- Create and validate a laboratory practice manual for educational and research purposes.
- Characterize and discuss results, future work, and limitations.

Workplan

First, at the design phase, the student will have access to the application notes and manuals of the hardware components and knowledge from the directors of the thesis. At the development stage the candidate will have access to a laboratory equipped with instrumentation and components to conduct the hardware design (by understanding the involved fundamental concepts), assembly of the devices and evaluation of their performance. In parallel, the student will advance the writing of the Thesis in an ongoing effort through the estimated duration of the thesis (a semester).

References

[1] D. Hagarty, S. Ajmeri, and A. Tanwar, Synchronizing 5G Mobile Networks, 1st edition. Hoboken: Cisco Press, 2021.
[2] "Precision Time Protocol," Wikipedia. Dec. 16, 2024. Accessed: Jan. 17, 2025. [Online]. Available: https://en.wikipedia.org/w/index.php?title=Precision_Time_Protocol&oldid=1263445073
[3] "Synchronous Ethernet," Wikipedia. Nov. 21, 2024. Accessed: Jan. 24, 2025. [Online]. Available: https://en.wikipedia.org/w/index.php?title=Synchronous_Ethernet&oldid=1258810144


For further information contact:
Prof. Marc Jofre: marc.jofre@upc.edu
Prof. David Rincón Rivera: david.rincon@upc.edu
 
Orientació a l'estudiant:
It is required that the student starts writing the project report from the beginning of the work, regularly submitting the progress to the directors in the regular meetings. The work is designed to be completed during a semester in the laboratory with constant dedication and approximately four hours a day.
 
Requereix activitats hardware: Si
 
Requereix activitats software:     Sistema operatiu: Linux    Disc (Gb):
 
Horari d'atenció a estudiants per a l'assignació de projecte:

© CBLTIC Campus del Baix Llobregat - UPC